In the Claims:

1. (currently amended) A built-in self-test circuit for testing a serializer/deserializer data processing circuit arranged to serialize and deserialize received parallel data into processed parallel data, the built-in self-test circuit comprising:

a transmit register that transmits <u>parallel</u> data to the <u>serializer/deserializerdata</u> processing circuit for processing <u>the parallel data</u> into processed <u>parallel</u> data;

a receive register that receives the processed <u>parallel</u> data from the <u>serializer/deserializer</u>data processing circuit; and

an error detector <u>coupled to the transmit register for receiving the transmitted</u>

<u>parallel data from the transmit register and to the receive register for receiving the</u>

<u>processed parallel data and that detects errors in the processed parallel data,</u>

the transmit register being a programmable transmit register that transmits parallel data having programmably varying characteristics.

- 2. (original) The built-in self-test circuit of claim 1 wherein the programmably varying characteristics includes data sequence.
- 3. (original) The built-in self-test circuit of claim 1 wherein the programmably varying characteristics include data sequence length.
- 4. (original) The built-in self-test circuit of claim 1 wherein the programmably varying characteristics include data sequence and data length.
- 5. (original) The built-in self-test circuit of claim 1 wherein the programmable transmit register comprises a programmable bit sequence generator that generates the transmitted data.

- 6. (original) The built-in self-test circuit of claim 1 wherein the programmable transmit register comprises a shift register.
- 7. (original) The built-in self-test circuit of claim 1 wherein the programmable transmit register comprises a pseudo random counter.
- 8. (original) The built-in self-test circuit of claim 1 wherein the programmable transmit register comprises a register array and pointer.
- 9. (original) The built-in self-test circuit of claim 1 wherein the programmable transmit register comprises a pseudo random counter and a register array.

10. Cancelled.

- 11. (original) The built-in self-test circuit of claim 1 wherein the error detector comprises a comparator.
- 12. (currently amended) A built-in self-test circuit for testing a serializer/deserializer data processing circuit arranged to serialize and deserialize received parallel data into processed parallel data comprising:
- a programmable transmit register that transmits <u>parallel</u> data having programmably varying data sequences to the <u>data processing</u> <u>circuitserializer/deserializer</u> for processing <u>the parallel data</u> into processed <u>parallel</u> data;

a receive register that receives the processed <u>parallel</u> data from the <u>data</u> <u>processing circuitserializer/deserializer</u>; and

an error detector <u>coupled to the transmit register for receiving the transmitted</u> parallel data from the transmit register and to the receive register for receiving the <u>processed parallel data and that detects errors in the processed parallel data.</u>

- 13. (original) The built-in self-test circuit of claim 1 wherein the programmably varying data sequences have programmably varying data sequence lengths.
- 14. (original) The built-in self-test circuit of claim 12 wherein the programmable transmit register comprises a programmable bit sequence generator.
- 15. (original) The built-in self-test circuit of claim 12 wherein the programmable transmit register comprises a pseudo random counter.
- 16. (original) The built-in self-test circuit of claim 12 wherein the programmable transmit register comprises a register array and pointer.
- 17. (original) The built-in self-test circuit of claim 12 wherein the programmable transmit register comprises a pseudo random counter and a register array and pointer.
 - 18. (currently amended) An integrated circuit comprising:
- a <u>data processing circuit arranged to serialize and deserialize received</u>

 <u>parallel data into processed parallelserializer/deserializer circuit that processes</u> data;

 and
 - a built-in self-test circuit that includes,
- a programmable transmit register that transmits <u>parallel</u> data having programmably varying characteristics to the <u>data processing serializer/deserializer</u> circuit for processing <u>parallel data</u> into processed <u>parallel</u> data;
- a receive register that receives the processed <u>parallel</u> data from the <u>serializer/deserializer</u> data processing <u>circuit</u>; and

an error detector <u>coupled to the transmit register for receiving the transmitted</u>

<u>parallel data from the transmit register and to the receive register for receiving the</u>

<u>processed parallel data and that detects errors in the processed data.</u>

- 19. (original) The integrated circuit of claim 18 wherein the programmable transmit register comprises a pseudo random counter.
- 20. (original) The integrated circuit of claim 18 wherein the programmable transmit register comprises a register array and pointer.

processing causing the data processing circuit to serialize and deserialize the transmitted data with the serializer/deserializer circuit to produce processed parallel data; and

testing the processed <u>parallel</u> data for errors <u>by comparing the transmitted</u> <u>data to the processed parallel data</u>.

- 22. (currently amended) The method of claim 21 wherein the providing transmitting step includes providing varying data sequences in the data.
- 23. (currently amended) The method of claim 21 wherein the providing transmitting step includes providing varying data sequence length of the data.
 - 24. Cancelled.